Fault Modeling And Analysis For Finfet Sram Arrays