Formal verification of a digital PLL